mirage

Process limitation for p-type CuSbS2 semiconductor with high electrical mobility of 20 cm2V 1 s 1

DSpace Repository

Show simple item record

dc.contributor.author Wubet, Walelign
dc.contributor.author Hau Kuo *, Dong-
dc.date.accessioned 2019-03-04T07:05:41Z
dc.date.available 2019-03-04T07:05:41Z
dc.date.issued 2014-03-12
dc.identifier.uri http://hdl.handle.net/123456789/2001
dc.description.abstract CuSbS2 bulks have been prepared by reactive sintering the mixture of CuS and Sb2S3 at 350, 375, 400, 450, and 500 C for 2 h and at the sintering temperature of 400 C for 0.5, 1, 2, and 3 h under a compensation disc of CuS for atmospheric control. Composition, Structure, morphology, and electrical properties of the sintered bulks were analyzed. The compositions of Cu, Sb and S did not change until the temperature reached at and above 450 C. The highest electrical conductivity of 15 S cm 1 and the highest mobility of 20 cm2 V 1 s 1 were achieved for CuSbS2 sintered at 400 C for 2 h. 5% deviations in the Cu/Sb and S/ (Cu + Sb) rations caused a serious problem in the degradation of electrical properties, though the CuSbS2 remained as a single phase. Therefore, CuSbS2 is the semiconductor needs to have a controlled composition. en_US
dc.language.iso en en_US
dc.subject Keywords: A. Microstructure A. Semiconductor B. Electrical properties en_US
dc.title Process limitation for p-type CuSbS2 semiconductor with high electrical mobility of 20 cm2V 1 s 1 en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search in the Repository


Advanced Search

Browse

My Account